View S1L9223B01-Q0R0_1675393.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

rf amp & servo signal processor s1l9223b01 1 intorduction the s1l9223b01 is a 1-chip bicmos integrated circuit to perform the function of rf amp and servo signal processor for compact disc player applications. it consist of blocks for rf signal processing, focus, tracking, sled and spindle servo. also this ic has adjustment free function and embedded op-amp for audio post filter. features rf amplifier & rf equalizer focus error amplifier & servo control tracking error amplifier & servo control mirror & defect detector circuit focus ok detector circuit apc (auto laser power control) circuit for constant laser power fe bias & focus servo offset adjustment free ef balance & tracking error gain adjustment free embedded audio post filter the circuit for interruption countermeasure double speed play available operating voltage range: s1l9223b01: 5v ordering information related product s5l9286f01 data processor s5l9284d data processor ka9258d/ka9259d motor driver device package temperature range S1L9223B01-Q0R0 80-qfp-1420c ? 20 to +70 c 80 ? qfp ? 1420c
s1l9223b01 rf amp & servo signal processor 2 block diagram 73 74 65 66 63 67 68 79 69 70 71 78 76 75 32 33 77 2 4 rf amp 59 focus error amp fe-bias adjustment tracking error amp e/f balance & gain control apc amp ldon center voltage amp. rf level agc equalizer efm comparator defect detection circuit 54 22 30 29 31 38 37 36 35 51 52 58 26 28 27 micom data interface logic 60 47 48 57 49 50 53 55 62 61 43 44 42 46 45 23 24 25 6 39 1 40 5 15 16 13 14 19 17 12 11 9 10 focus phase compensation & offset cancel circuit tracking phase compensation block & jump pulse gen. sled servo amplifier & sled kick gen. spindle servo lpf ( double speed ) mirror detection circuit fok detection circuit micom to servo control auto sequencer adjustment-free control built-in post filter amp ( l&r ) fs1~ fs4 tm1~ tm6 bal1~ bal5 ps1~ ps4 ga1~ ga5 rf- rfo pd1 pd2 f e ei pd ld vr eqo irf asy efm rfi dcb dcc1 gc1o gc1i ch1o ch1i mutei rrc ch2o ch2i gc2i gc2o fdfct fe- feo tdfct te- teo te2 lpft slo sl- sl+ spdlo spdl- smdp smon smef fset mirror mcp fok tg2 tgu fe1 te1 mlt tzc fe2 flb fgd fs3 3 & wdch trcnt lock istat reset mdata mck at sc frsh dcc2 febias eqc
rf amp & servo signal processor s1l9223b01 3 pin configuration 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 s1l9223b01 mcp dcb frsh dcc2 dcc1 fset vdda vccp gc2i gc2o ch2i ch2o ch1o ch1i gc1o gc1i rrc vssp mutei iset vreg wdck smdp smon smef flb fs3 fgd lock trcnt istat asy efm vssa mck mdata mlt reset mirror fok dvee febias tg2 tgu fdfct fe1 fe2 tdfct dvdd lpft te1 te2 tzc atsc teo te- feo fe- spdlo spdl- sl- slo sl+ sstop gnd ei eqc rfi eqo irf rfo rf- vcc vr ld pd e f pd2 pd1
s1l9223b01 rf amp & servo signal processor 4 pin description pin no. symbol description 1 mcp capacitor connection pin for mirror hold 2 dcb capacitor connection pin for defect bottom hold 3 frsh capacitor connection pin for time constant to generate focus search waveform 4 dcc2 the input pin through capacitor of defect bottom hold output 5 dcc1 the output pin of defect bottom hold 6 fset the peak frequency setting pin for focus, tracking servo and cut off frequency of clv lpf 7 vdda analog vcc for servo part 8 vccp vcc for post filter 9 gc2i amplifier negative input pin for gain and low pass filtering of dac output ch2 10 gc2o amplifier output pin for gain and low pass filtering of dac output ch2 11 ch2i the input pin for post filter channel2 12 ch2o the output pin for post filter channel2 13 ch1o the output pin for post filter channel1 14 ch1i the input pin for post filter channel1 15 gc1o amplifier output pin for gain and low pass filtering of dac output ch1 16 gc1i amplifier negative input pin for gain and low pass filtering of dac output ch1 17 rrc the pin for noise reduction of post filter bias 18 vssp vss for post filter 19 mutei the input pin for post filter muting control 20 iset the input pin for current setting of focus search, track jump and sled kick voltage 21 vreg the output pin of regulator 22 wdck the clock input pin for auto sequence 23 smdp the input pin of clv control output pin smdp of dsp 24 smon the input pin for spindle servo on through smon of dsp 25 smef the input pin of provide for an external lpf time constant 26 flb capacitor connection pin to perform rising low bandwidth of focus loop 27 fs3 the pin for high frequency gain change of focus loop with internal fs3 switch 28 fgd reducing high frequency gain with capacitor between fs3 pin 29 lock sled runaway prevention pin 30 trcnt track count output pin 31 istat internal status output pin
rf amp & servo signal processor s1l9223b01 5 pin description (continued) pin no. symbol description 32 asy the input pin for asymmetry control 33 efm efm comparator output pin 34 vssa analog vss for servo part 35 mck micom clock input pin 36 mdata micom data input pin 37 mlt micom data latch input pin 38 reset reset input pin 39 mirror the mirror output for test 40 fok the output pin of focus ok comparator 41 sstop the pin for detection whether pick_up position is innermost or not 42 sl+ the noninverting input pin of sled servo amplifier 43 slo the output pin of sled servo amplifier 44 sl- the inverting input pin of sled servo amplifier 45 spdl- the noninverting input pin of spindle servo amplifier 46 spdlo the output pin of spindle servo amplifier 47 fe- the inverting input pin of focus servo amplifier 48 feo the output pin of focus servo amplifier 49 te- the inverting input pin of tracking servo amplifier 50 teo the output pin of tracking servo amplifier 51 atsc the input pin for anti-shock detection 52 tzc the comaparator input pin for tracking zero crossing detection 53 te2 tracking servo input pin 54 te1 tracking error amplifier output pin 55 lpft the input pin of tracking error low pass filtering signal 56 dvdd the power supply pin for logic circuit 57 tdfct the capacitor connection pin for tracking defect compensation 58 fe2 focus servo input pin 59 fe1 focus error amplifier output pin 60 fdfct the capacitor connection pin for focus defect compensation 61 tgu the capacitor connection pin for high frequency tracking gain switch 62 tg2 the pin for high frequency gain change of tracking servo loop with internal tg2 switch
s1l9223b01 rf amp & servo signal processor 6 pin description (continued) pin no. symbol description 63 febias focus error bias voltage control pin 64 dvee the dvee pin for logic circuit 65 pd1 the negative input pin of rf i/v amplifier1(a+c signal) 66 pd2 the negative input pin of rf i/v amplifier2(b+d signal) 67 f the negative input pin of f i/v amplifier (f signal) 68 e the negative input pin of e i/v amplifier (e signal) 69 pd the input pin for apc 70 ld the output pin for apc 71 vr the output pin of (avee+avcc)/2 voltage 72 vcc vcc for rf part 73 rf- rf summing amplifier inverting input pin 74 rfo rf summing amplifier output pin 75 irf the input pin for agc 76 eqo the output pin for agc 77 rfi the input pin for efm comparison 78 eqc the capacitor connection pin for agc 79 ei feedback input pin of e i/v amplifier for ef balance control 80 gnd gnd for rf part
rf amp & servo signal processor s1l9223b01 7 absolute maximum ratings electrical characteristics (ta=25 c, v dd = d vdd = v cc = +5v, v ss = d vss = gnd = v ssp = 0v) characteristic symbol value unit supply voltage v max 6v power dissipation p d 200 mw operating temperature t opr ? 20 to + 70 o c storage temperature t stg ? 55 to + 150 o c characteristic symbol test conditions output min. typ. max. unit supply current high icchi v cc = 6v, no load ? 20 40 60 ma supply current typ iccty v cc = 5v, no load ? 12 30 48 ma supply current low icclo v cc = 3.4v, no load ? 10 25 40 ma rf amp offset voltage vrfo input open pin 74 ? 80 0 +80 mv rf amp voltage gain grf sg3 f = 10khz, 40mvp-p, sine pin 74 25.1 28.1 31.1 db rf thd grfmd sg3 f =1khz, 40mvp-p,sine pin 74 ?? 5% rf amp max. output voltage vrfpp1 sg3 dc 2.7v pin 74 3.8 ?? v rf amp min. output voltage vrfpp2 sg3 dc 2.3v pin 74 ?? 1.2 v focus error amp offset voltage vfeo1 input open pin 59 ? 450 ? 250 ? 50 mv focus error amp auto offset voltage vfeo2 wdch=88.2khz pulse, $841 pin 59 ? 35 0 35 mv focus error amp pd1 voltage gain gfe1 sg3 f=10khz, 32mvp-p, sine pin 59 27 30 33 db focus error amp pd2 voltage gain gfe2 sg3 f = 10khz, 32mvp-p, sine pin 59 27 30 33 db focus error amp voltage difference gfe ?? gfe1- ? gfe1 pin 59 ? 30+3db focus error amp max. output voltage gfepp1 sg3 dc 2.7v pin 59 4.4 ?? v focus error amp min. output voltage gfepp2 sg3 dc2.3v pin 59 ?? 0.6 v
s1l9223b01 rf amp & servo signal processor 8 electrical characteristics (continued) (ta=25 c, v dd = d vdd = v cc = +5v, v ss = d vss = gnd = v ssp = 0v) characteristic symbol test conditions output min. typ. max. unit agc max gain gagc sg4 f = 500khz, 20mvp-p, sine pin 76 16 19 22 db agc eq gain geq gain difference of gagc at f =1.5mhz pin 76 0 1 2 db agc gain2 gagc2 sg4 f = 500khz, 0.5vp-p, sine pin 76 3.5 6 9 db agc compress ratio cagc gain difference of gagc2 at 0.1vp-p pin 76 0 2.5 5 db agc frequency fagc gain difference sg4 f=1.5mhz,0.1vp-p,sine and f=500khz,0.1vp-p,sine pin 76 ? 1.5 0 2.5 db tracking error offset voltage vteo $800, $820, input open pin 54 ? 50 0 +50 mv tracking error amp voltage gain f gtef $800, $820 sg3 0.3vp-p, 10khz, sine pin 54 2.1 5.1 8.1 db tracking error amp voltage gain e gtee sg3 0.3vp-p, 40khz, sine pin 54 ? 0.75 2.25 5.25 db tracking error amp voltage gain difference gte ? gtef-gtee pin 54 ? 0.25 2.75 5.75 db tracking error amp maximum output voltage h vtepp1 dg3 dc 4.5v pin 54 3.5 ?? v tracking error amp minimum output voltage l vtepp2 sg3 dc 0.5v pin 54 ?? 1.5 v tracking error amp gain up f tguf $830 sg3 0.3vp-p, 10khz, sine pin 54 8.0 11.0 14.0 db tracking error amp gain up e tgue $830 sg3 0.3vp-p, 10khz, sine pin 54 5.3 8.3 11.3 db tracking gain normal fgfn sg3 0.3vp-p, 10khz, sine, $820 pin 54 2.1 5.1 8.1 db tracking f gain 1 fgf1 sg3 0.3vp-p, 10khz, sine, $821 pin 54 0.1 3.1 6.1 db tracking f gain 2 fgf2 sg3 0.3vp-p,10khz, sine, $822 pin 54 ? 1.7 1.3 4.3 db tracking f gain 3 fgf3 sg3 0.3vp-p, 10khz, sine, $824 pin 54 ? 5.0 ? 2.0 1.0 db tracking f gain 4 fgf4 sg3 0.3vp-p, 10khz, sine, $824 pin 54 ? 9.2 ? 6.2 ? 3.2 db
rf amp & servo signal processor s1l9223b01 9 electrical characteristics (continued) (ta=25 c, v dd = d vdd = v cc = +5v, v ss = d vss = gnd = v ssp = 0v) characteristic symbol test conditions output min. typ. max. unit tracking e balance normal tben sg3 0.3vp-p, 10khz, sine, $800 pin 54 ? 0.27 2.27 5.27 db tracking e balance 1 tbe1 sg3 0.3vp-p, 10khz, sine, $801 pin 54 ? 0.51 2.51 5.51 db tracking e balance 2 tbe2 sg3 0.3vp-p, 10khz, sine, $802 pin 54 ? 0.74 2.74 5.74 db tracking e balance 3 tbe3 sg3 0.3vp-p, 10khz, sine, $804 pin 54 0.17 3.17 6.17 db tracking e balance 4 tbe4 sg3 0.3vp-p, 10khz, sine, $808 pin 54 1.03 4.03 7.03 db tracking e balance 5 tbe5 sg3 0.3vp-p, 10khz, sine, $810 pin 54 2.63 5.63 8.63 db fgfn-fgf1 ? fg1 ?? 01.53 db fgfn-fgf2 ? fg2 ?? 0.5 2.0 3.5 db fgfn-fgf3 ? fg3 ?? 2.0 3.2 4.5 db fgfn-fgf4 ? fg4 ?? 3.0 4.25 5.5 db tbe5 ? tbe4 ? tb1 ?? 0.6 1.6 2.6 db tbe4 ? tbe3 ? tb2 ??? 0.14 0.86 1.86 db tbe3 ? tbe2 ? tb3 ??? 0.57 0.43 1.43 db tbe2 ? tbe1 ? tb4 ??? 0.77 0.23 1.23 db apc psub voltage 1 vapc1 ldon, $853, pn=open, sg4 gnd+85mv pin 70 ?? 1.2 v apc psub voltage 2 vapc2 ldon, $853, pn=open, sg4 gnd+185mv pin 70 3.8 ?? v apc nsub voltage 1 vapc3 ldon, $857, pn=2.5v, sg4 gnd+95mv pin 70 3.8 ?? v apc nsub voltage 2 vapc4 ldon, $857, pn=2.5v, sg4 gnd+165mv pin 70 ?? 1.2 v apc ld off voltage 1 vapc5 ldoff, $85c, pn=open, sg4 2.5v pin 70 4.0 ?? v apc ld off voltage 2 vapc6 ldoff, $858, pn=2.5v. sg4 2.5v pin 70 ?? 1.0 v apc maximum output current h vapc7 ldon, $854, pn=open, sg4 gnd + 185mv pin 70 2.5 ?? v
s1l9223b01 rf amp & servo signal processor 10 electrical characteristics (continued) (ta=25 c, v dd = d vdd = v cc = +5v, v ss = d vss = gnd = v ssp = 0v) characteristic symbol test conditions output min. typ. max. unit apc minimum output current l vapc8 ldon, $854, sg4 gnd + 85mv pin 70 ?? 2.5 v mirror maximum output voltage h vmirh sg4 2.1v+0.8vp-p, 1khz,sine pin 39 4.3 ?? v mirror minimum output voltage l vmirl sg4 2.1v+0.8vp-p, 1khz,sine pin 39 ?? 0.7 v mirror minimum operating frequency fmirh sg4 2.1v + 0.8vp-p, 900hz,sine pin 39 ? 550 900 hz mirror maximum operating frequency fmirb sg4 2.1v+0.8vp-p, 30khz,sine pin 39 30 75 ? khz mirror am frequency characteristic fmir sg4 2.1v+0.8vp-p 600hz, fc=500khz 55% modulation pin 39 ? 400 600 hz mirror minimum input voltage vmir sg4 2.1v + 0.2vp-p, 10khz,sine pin 39 ? 0.1 0.2 v mirror maximum input voltage vmih sg4 2.1v+1.8vp-p, 10khz,sine pin 39 1.8 ?? v fok threshold voltage vfokt sg4 2.25v~2.0v,dcsweep, 10mv step pin 40 ? 420 ? 360 ? 300 mv fok output voltage h vfokh sg4 dc 1.5v pin 40 4.3 ?? v fok output voltage l vfokl sg4 dc 2.5v pin 40 ?? 0.7 v defect output voltage h vdfcth $863,sg3 2.520v+0.04vp-p f = 1khz,sine pin 41 4.3 ?? v output voltage l vdfcth $863,sg3 2.520v+0.04vp-p f = 1khz,sine pin 41 ?? 0.7 v focus loop mute fmute sg2 2.5v+0.1vp-p 1khz,sine pin 48 ? 100 0 100 mv tracking loop mute tmute sg2 2.5v+0.1vp-p 1khz,sine pin 50 ? 100 0 100 mv interruption imute sg2 2.5v+0.1vp-p 1khz,sine pin 50 ? 100 0 120 mv defect bottom voltage fdfct1 sg3 2.520 v+0.04vp-p, 1khz,sine pin 41 ? 670 1000 hz defect max freq. voltage fdfct2 sg3 2.520v+0.04vp-p, 2khz,sine pin 41 2.0 4.7 ? khz
rf amp & servo signal processor s1l9223b01 11 electrical characteristics (continued) (ta=25 c, v dd = d vdd = v cc = +5v, v ss = d vss = gnd = v ssp = 0v) characteristic symbol test conditions output min. typ. max. unit defect minimum input voltage vdfct1 sg 3 2.510v+0.020vp-p, 1khz,sine pin 41 ? 0.3 0.5 v defect maximum input voltage vdfct2 sg32.535v+0.070vp-p, 1khz,sine pin 41 1.8 ?? v efm duty voltage 1 defm1 sg4 2.5v+0.75vp-p, 750khz,sine pin 32 ? 50 0 50 mv efm duty voltage 2 defm2 sg42.75v+0.75vp-p, 750khz,sine pin 32 0 50 100 mv efm minimum input voltage vefm1 sg4 2.5v+0.12vp-p, 750khz,sine pin 33 ?? 0.12 v efm maximum input voltage vefm2 sg4 2.5v+1.8vp-p 750khz,sine pin 33 1.8 ?? v efm maximum operating frequency fefm sg4 2.5v+0.75vp-p 4mhz pin 33 4 ?? mhz fzc threshold voltage vfzc dc 2.5v+38mv,100mv pin 31 35 69 100 mv atsc threshold voltage 1 vatsc1 $10,sg2 dc 2.5v-6mv ? 45mv pin 31 ? 67 ? 32 ? 7mv atsc threshold voltage 2 vatsc2 sg2 dc 2.5v+6mv,+45mv pin 33 7 32 67 mv tzc threshold voltage vtzc $20,sg2 dc 2.5v-20mv +20mv pin 31 ? 30 0 30 mv sstop threshold voltage vsstop $30,sg2 dc 2.5v-71mv ? 30mv pin 31 ? 100 ? 50 ? 30 mv tracking gain window voltage vtgw $840+$830 sg2 2.5v 2.9v 5mv dc pin 30 200 250 300 mv tracking gain window range vtgw2 $848+$830 sg2 2.5v 5mv dc sweep pin 30 100 150 200 mv tracking balance window voltage vtbw $844+$810 sg2 2.555v ~ 2.475v 5mv dc sweep pin 31 ? 25 15 55 mv tracking balance window range vtbw2 $844+$810 sg2 2.555v ~ 2.470v 5mv dc sweep pin 31 ? 25 15 55 mv vreg threshold voltage vreg ? pin 21 3.2 3.4 3.6 v
s1l9223b01 rf amp & servo signal processor 12 electrical characteristics (continued) (ta=25 c, v dd = d vdd = v cc = +5v, v ss = d vss = gnd = v ssp = 0v) characteristic symbol test conditions output min. typ. max. unit center voltage vcvo 2.5v reference pin 71 ? 100 0 100 mv vref current drive voltage 1 vcvo1 2.5v reference pin 71 ? 100 0 100 mv vref current drive voltage 2 vcvo2 2.5v reference pin 71 ? 100 0 100 mv post ch1 freq. characteristic fpos1 sg1 2.5v+1vp-p 40khz,sine pin 13 ? 4.5 ? 3.0 ? 1.5 db post ch2 freq. characteristic fpos2 sg1 2.5v+1vp-p 40khz,sine pin 12 ? 4.5 ? 3.0 ? 1.5 db post ch1 mute mute1 mute=5v sg1 2.5v+1vp-p,1khz,sine pin13 ?? -35 db post ch2 mute mute2 mute=5v sg1 2.5v+1vp-p,1khz,sine pin 12 ?? -35 db focus loop dc gain gf $08, sg2 dc 2.6v, 2.4v average pin 48 19.0 21.5 24.0 db focus off offset vosf1 $00 pin 48 ? 100 0 100 mv focus on offset vofs2 $08,dc 2.5v pn 48 0 250 500 mv focus auto offset vaof $842, wdck, after100ms pin 48 ? 65 0 65 mv focus output voltage h vfoh1 $08, dc 3.0v pin 48 4.40 ?? v focus output voltage l vfol1 $08, dc 2.0v pin 48 ?? 0.60 v focus output drive voltage h vfoh2 $08, dc 3.0v pin 48 3.68 ?? v focus output drive voltage l vfol2 $08, dc 2.0v pin 48 ?? 1.32 v focus oscillation voltage vosc $08, dc2.5v pin 48 0 100 200 mv focus feed through gff gain difference at servo on and off pin 48 ??? 35 db focus ac gain 1 gfa1 $08, sg2 2.5v+0.1vp-p 1.2khz,sine pin 48 19.0 23.0 27.0 db focus ac phase 1 pfa1 $08, sg2 2.5v + 0.1vp-p 1.2khz,sine pin 48 40 65 90 deg focus ac gain 2 gfa2 $08, sg2 2.5v + 0.1vp-p 2.7khz,sine pin 48 14.0 18.5 23.0 db focus ac phase 2 pfa2 $08, sg2 2.5v+0.1vp-p 2.7khz,sine pin 48 40 65 90 deg
rf amp & servo signal processor s1l9223b01 13 electrical characteristics (continued) (ta=25 c, v dd = d vdd = v cc = +5v, v ss = d vss = gnd = v ssp = 0v) characteristic symbol test conditions output min. typ. max. unit focus search voltage1 vfs1 $30+$02 pin 48 ? 0.64 ? 0.50 ? 0.36 v focus search voltage2 vfs2 $30+$03 pin 48 0.36 0.50 0.64 v focus loop total gain gftg focus pd gain + focus loop dc gain pin 48 49.5 51.5 53.5 db tracking dc gain gto $25 sg2 dc 2.3v,2.7v average gain pin 50 13.5 15.5 17.5 db tracking off offset vost1 $20 pin 50 ? 100 0 100 mv tracking on offset vost2 sg2, dc 2.5v, $25 pin 50 ? 100 0 120 mv tracking oscillation voltage vosa1 $25, sg2 dc2.5v pin 50 0 100 200 mv tracking gain boost for atsc gatsc 2.5v + 0.1vp-p, 1khz, sine pin 50 17.5 20.5 23.5 db tracking gain boost on lock (l) glock 2.5v + 0.1vp-p,1khz,sine pin 50 17.5 20.5 23.5 db tracking output voltage h vth1 $25,sg2 dc 1.0v pin 50 4.48 ?? v tracking output voltage l vtl1 $25, sg2 , dc 4.0v pin 50 ?? 0.52 v tracking output drive voltage h vth2 $25, sg2 dc2.0v pin 50 3.68 ?? v tracking output drive voltage l vtl2 $25, sg2 dc3.0v pin 50 ?? 1.32 v tracking jump voltage 1 vtj1 $2c pin 50 ? 0.64 ? 0.5 ? 0.36 v tracking jump voltage 2 vtj2 $28 pin 50 0.36 0.5 0.64 v tracking feed through gtf gain difference at tracking servo on and off pin 50 ??? 39 db tracking ac gain 1 gta1 $10,$25,sg2 2.5v + 0.1vp-p, 1.2khz,sine pin 50 9.0 12.5 16.0 db tracking ac phase 1 pta1 $10, $25, sg2 2.5v+ 0.1vp-p, 1.2khz,sine pin 50 ? 140 ? 115 ? 90 deg tracking ac gain 2 gta2 $10, $25, sg2 2.5v+ 0.1vp-p, 2.7khz, sine pin 50 17.5 21.5 25.5 db tracking ac phase 2 pta2 $10,$25,sg2 2.5v + 0.1vp-p, 2.7khz,sine pin 50 ? 195 ? 150 ? 100 deg tracking loop gain gtrt tracking amp f gain+ servo dc gain - 18.5 20.5 22.5 db
s1l9223b01 rf amp & servo signal processor 14 electrical characteristics (continued) (ta=25 c, v dd = d vdd = v cc = +5v, v ss = d vss = gnd = v ssp = 0v) characteristic symbol test conditions output min. typ. max. unit sled dc gain gsl sg2 dc 2.6v,2.4v pin 43 20.5 22.5 24.5 db sled feed through gslf gain difference at sled servo on and off sg2 2.5v + 0.1vp-p 1.2khz,sine pin 43 ??? 34 db sled output voltage h vslh1 $25, sg2 dc 2.9v pin 43 4.48 ?? v sled output voltage l vsll1 $25, sg2 dc 2.1v pin 43 ?? 0.52 v sled output drive voltage h vslh2 $25, sg2 dc 2.9v pin 43 3.68 ? -v sled output drive voltage l vsll2 $25, sg2 dc 2.1v pin 43 ?? 1.32 v sled forward kick voltage vsk1 $22 pin 43 0.38 0.60 0.75 v sled reverse kick voltage vsk2 $23 pin 43 ? 0.75 ? 0.6 ? 0.38 v spindle normal speed gain gsp $f0 sg1 dc 2.6v, 2.4v, average gain pin 46 14.0 16.5 19.0 db spindle double speed gain gsp2 $f3 sg1 dc 2.6v, 2.4v, average gain pin 46 19.0 23.0 27.0 db spindle output voltage h gsph1 $f0, sg1 dc 3.5v pin 46 4.48 ?? v spindle output voltage l gspl1 $f0, sg1 dc 1.5v pin 46 ?? 0.52 v spindle output drive voltage h gsph2 $f0,sg1 dc 3.5v pin 46 3.68 ?? v spindle output drive voltage l gspl2 $f0,sg1 dc 1.5v pin 46 ?? 1.32 v spindle ac gain gspa $f0,sg1 2.5v + 0.2vp-p, 2khz,sine pin 46 ? 7.0 ? 3.5 0 db spindle ac phase pspa $f0,sg1 2.5v + 0.2vp-p, 2khz,sine pin 46 ? 120 ? 90 ? 60 deg
rf amp & servo signal processor s1l9223b01 15 electrical characteristics (continued) (ta=25 c, v dd = d vdd = v cc = +5v, v ss = d vss = gnd = v ssp = 0v) characteristic symbol test conditions output min. typ. max. unit post filter output voltage max. 1 vpom1 sg1 2.5v + 3.2vp-p, 1khz, within thd 1% pin 13 1.1 1.3 ? vrms post filter output voltage max. 2 vpom2 sg1 2.5v + 3.2vp-p, 1khz, within thd 1% pin 12 1.1 1.3 ? vrms total harmonic distoration 1 thd11 sg1 f = 100hz, 0dbm pin 13 ? 0.01 0.05 % total harmonic distoration 1 thd12 sg1 f=1khz,0dbm pin 13 ? 0.01 0.05 % total harmonic distoration 1 thd13 sg1 f = 10khz, 0dbm pin 13 ? 0.05 0.1 % total harmonic distoration 1 thd14 sg1 f = 16khz, 0dbm pin 13 ? 0.1 0.2 % total harmonic distoration 1 thd15 sg1 f = 20khz, 0dbm pin 13 ? 0.1 0.2 % total harmonic distoration 2 thd21 sg1 f = 100hz, 0dbm pin 12 ? 0.01 0.05 % total harmonic distoration 2 thd22 sg1 f = 1khz, 0dbm pin 12 ? 0.01 0.05 % total harmonic distoration 2 thd23 sg1 f = 10khz, 0dbm pin 12 ? 0.05 0.1 % total harmonic distoration 2 thd24 sg1 f = 16khz, 0dbm pin 12 ? 0.1 0.2 % total harmonic distoration 2 thd25 sg1 f = 20khz, 0dbm pin 12 ? 0.1 0.2 % frequency characteristics 1 fv11 sg1 f = 100hz, 0dbm pin 13 ? 0.1 0 0.1 db frequency characteristics 1 fv12 sg1 f = 1khz, 0dbm pin 13 ? 0.25 0 +0.25 db frequency characteristics 1 fv13 sg1 f = 10khz, 0dbm pin 13 ? 0.5 0 0.5 db frequency characteristics 1 fv14 sg1 f = 16khz, 0dbm pin 13 ? 1.0 0 1.0 db frequency characteristics 1 fv15 sg1 f = 20khz, 0dbm pin 13 ? 1.5 0 1.5 db frequency characteristics 2 fv21 sg1 f = 100hz, 0dbm pin 12 ? 0.1 0 0.1 db frequency characteristics 2 fv22 sg1 f = 1khz, 0dbm pin 12 ? 0.25 0 +0.25 db frequency characteristics 2 fv23 sg1 f = 10khz, 0dbm pin 12 ? 0.5 0 0.5 db frequency characteristics 2 fv24 sg1 f = 16khz, 0dbm pin 12 ? 1.0 0 1.0 db frequency characteristics 2 fv25 sg1 f = 20khz, 0dbm pin 12 ? 1.5 0 1.5 db crosstalk 1 ct11 sg1 100hz, 0dbm, ratio on ch2 pin 13 70 80 ? db crosstalk 1 ct12 sg1 1khz, 0dbm, ratio on ch2 pin 13 65 75 ? db crosstalk 1 ct13 sg1 10khz, 0dbm, ratio on ch2 pin 13 60 65 ? db
s1l9223b01 rf amp & servo signal processor 16 electrical characteristics (continued) (ta=25 c, v dd = d vdd = v cc = +5v, v ss = d vss = gnd = v ssp = 0v) characteristic symbol test conditions output min. typ. max. unit crosstalk 2 ct21 sg1 100hz,0dbm,ratio on ch1 pin 12 70 80 ? db crosstalk 2 ct22 sg1 1khz,0dbm,ratio on ch1 pin 12 65 75 ? db crosstalk 2 ct23 sg1 10khz,0dbm, ratio on ch1 pin 12 60 65 ? db signal to noise ratio 1 s/n 1 dc 2.5v 0dbm, ratio on noise pin 13 73 80 ? db signal to noise ratio 2 s/n 2 dc 2.5v 0dbm, ratio on noise pin 12 73 80 ? db channel balance cb gain difference ch1 and ch2 ?? 0.1 0 +0.1 db
rf amp & servo signal processor s1l9223b01 17 test circuit 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 s1l9223b01 mcp dcb frsh dcc2 dcc1 fset vdda vccp gc2i gc2o ch2i ch2o ch1o ch1i gc1o gc1i rrc vssp mutei iset vreg wdck smdp smon smef flb fs3 fgd lock trcnt istat asy efm vssa mck mdata mlt reset mirror fok dvee febias tg2 tgu fdfct fe1 fe2 tdfct dvdd lpft te1 te2 tzc atsc teo te- feo fe- spdlo spdl- sl- slo sl+ sstop gnd ei eqc rfi eqo irf rfo rf- vcc vr ld pd e f pd2 pd1 + + + + + + + dc sg3 ac sw30 10k 10k 390k 390k sw31 sw32 sw33 3k 3k 0.5k 0.5k sw34 sw35 sw36 sw37 sw38 + 33uf sw-vc 2pf 22k 0.01uf sw39 sw40 sw41 sg4 dc ac + sw42 3300pf 1000pf sw4 + 4.7uf 3300pf 0.01pf 510k 27k 10pf 27k 4.7uf sw1 swp1 0.001uf 5.6k 5.6k 5.6k 330pf 330pf 5.6k 5.6k 5.6k 3.3uf 3.3uf 10k 10k 27k 10pf 27k sw2 + 4.7uf 4.7uf ac dc sg1 swp2 sw3 240k 0.1uf + sw5 sw6 sw7 sg-d1 1000pf sw8 sw9 sg-d2 0.01uf sw10 sw11 11k sg-d3 sg-d4 sg-d5 sg-d6 sg-d7 sg-d8 vector_test_in vector_test_in vector_test_out vector_test_out vector_test_in vector_test_in vector_test_in vector_test_in vector_test_in vector_test_in vector_test_in sg_d12 sw13 sw14 sw15 0.25k 60k 13k 12 5k 0.25k 13k 12 sw16 sw17 sw19 0.25k 13k 12 0.25k 13k 12 sw21 sw22 sw23 sg-_d10 sg-_d11 vertor_test_in vertor_test_in sw24 sw25 sw26 0.01uf ac dc sg2 vertor_test_in sw27 0.01uf sw28 sw29 96k vcc(5v) vc(2.5v) gnd(0v) 100k 200k 100k 200k 100k sw18 sw20 1uf
s1l9223b01 rf amp & servo signal processor 18 functional description rf amp block rf amplifier the optical currents input through pins pd1(a+c) and pd2(b+d) are converted into voltages through i-v amp, and they are added to rf summing amp. the voltage, converted from the photo diode (a+b+c+d) signal, is output through rfo (pin74) and the eye pattern can be checked at this pin. focus error amp the output of the focus error amp is the difference between i-v amp(1) output va and rf i-v amp(2) output vb. the focus error bias voltage applied to the (+) of focus error amp can be changed by output voltage of d/a converter as shown in diagram, so that the offset of focus error amp can be adjusted automatically by controlling 5 bits counter switches. focus error bias can be adjusted from the range of +100mv ? -100mv by connecting the resistor on pin 63 (febias). figure 1. rf amplifier circuit 65 66 - + - + 74 - + 73 pd1 pd2 rfo rf- 58k 10k va i-v amp(1) vc 58k 10k vb i-v amp(2) vc vc rf summing amp
rf amp & servo signal processor s1l9223b01 19 tracking error amp the optical currents detected from the side photo diode (e and f) pf pick-up are input to the e and f pin and converted into voltage signals by e i-v and f i-v amp. the output of tracking error amp generates the difference between e i-v amp and f i-v amp voltage output. the e-f balance can be adjusted by modifying the gain of e i-v amp, and the tracking gain can be adjusted automatically by controlling the peak voltage at pin te2 by micom program. figure 2. focus error amplifier circuit figure 3. tracking error amplifier circuit 63 - + 59 - + - + sev-stopb febias sev-stop 32k 32k <5 bit counter> 3k x1 x2 x4 x8 x16 164k fe1 160k 4k fcmpo vc febias fe-stopb sw1 vb > va > fe-stopb 1. va and vb refer to output signal of pd1 and pd2 i/v amp. 2. sev-stopb,sev-stop,fe-stopb and fcmpo are internal signals 67 - + 68 79 i-v amp i-v amp 54 55 balance f e ei gain_up/down bal < 4 : 0 > gain < 3 : 0 > te1 lpft 13k 75k 220k 110k 56k 27k 13k 16k 7.5k 3.3k 1.5k - 53 te2 window comp gain window comp trcnt 31 30 istat
s1l9223b01 rf amp & servo signal processor 20 focus ok circuit the fok is the output. the focus ok circuit generates a timing window to enable focus servo operation from focus search status. when the difference of the rfo (pin74) signal and dc coupled signal irf (pin75) are above the predefined voltage the focus ok circuit output (pin40) becomes active (high output). the predefined voltage is - 0.39v mirror circuit irf signal is amplified by the mirror amp, and the peak and bottom component of amplified signal are detected by peak and bottom hold circuit. the peak hold circuit covers traverse signal of up to 100khz component and bottom hold circuit capable of covering the envelope frequency of disc rotation. the time constant for the mirror hold must be sufficiently larger than that of the traverse signal. figure 5. mirror circuit figure 4. focus ok circuit 74 75 - + - + 40 rfo irf fok 40k 40k 40k 57k 90k vc+0.625v 75 - + 1 irf peak and bottom hold - + 39 - + - + 17k 38k 19k 2.5k 96k 17k 1.5k mirror mcp
rf amp & servo signal processor s1l9223b01 21 efm comparator the efm comparator converts a rf signal into a binary signal. because the asymmetry generated due to variations in disc manufacturing can not be eliminated by the ac coupling alone, this circuit uses to control reference voltage of efm comparator for eliminating asymmetry. figure 6. efm comparator & asymmetry circuit defect circuit the rfo signal bottom, after being inverted, is held with two time constants of long and short. the short time-constant bottom hold is done for a disc mirror defect more than 0.1msec, the long time-constant bottom hold is done with the mirror level prior to the defect. by differentiating this with a capacitor coupling and shifting the level, both signals are compared to generate the mirror defect detection signal. figure 7. defect circuit 77 33 rfi 32 - + asy efm - + - + 40k 19k 100k 100k 20k 85k 74 rfo 41 - + sstop/dfct 2 bottom hold 5 - + 4 dcc1 dcc2 dcb 75k 37.5k 28k 75k vc+0.6254v 43k dfct bottom hold
s1l9223b01 rf amp & servo signal processor 22 apc (auto power control) circuit the laser diode has large negative temperature characteristic in its optical output when driven with a constant current on laser diode. therefore, the output on processing monitor photo diode, must be a controlled current for getting regular output power, thus the apc (auto power control) circuit is composed. figure 8. apc circuit agc stability circuit the agc block is the function used to maintain the constant level of rf peak to peak voltage. after the operation of rf envelop detection and comparing with reference voltage, rfo level is kept stable in 1vp-p, and input to efm slice. figure 9. agc block 69 pd 70 - + ld - + 43.5k 150k 5.5k 150k 150k pn (from micom command) 300k ldon 0.75k (from micom command) 1.25v 75 vca equalize 78 76 irf eqc eqo
rf amp & servo signal processor s1l9223b01 23 post filter the adjustment of audio output gain and the integration of possible de-emphasis output are executed by this circuit. this block has amps of 2 channel for gain and filter setting and mute pin for audio signal muting. figure 10. post filter circuit center voltage generation circuit the center voltage is generated by voltage divide using resistor. figure 11. center voltage generation circuit - + - + 12 - + 10 - + 15 - + 13 19 25k 25k ch2i gc2i gc1i ch1i ch2o gc2o gc1o ch1o mutei vcc - + vr 30k 30k vcc 71
s1l9223b01 rf amp & servo signal processor 24 servo block focus servo block when defect is "h" (the defect signal is detected), the focus servo loop is muting in case of focus phase compensation. at this time, the focus error signal is output through the low pass filter formed by connecting a capacitor (0.1 f) and a built-in 470k ? resistor to the fdfct pin (pin 60). accordingly, the focus error output is held at the error value just before defect error during defect occurring. the peak frequency of focus loop phase compensation is at about 1.2khz when the resistor connected to fset pin (pin 6) is 510k ? , and it is inversely proportional to the resistor connected to the fset pin. while the focus search is operating, the fs4 switch is on and then the focus error signal is isolated, accordingly the focus search signal is output by feo pin (pin 48). when the fs2 switch is on (focus on), the focus servo loop is on and the focus error signal from fe2 pin (pin 58) is output through the focus servo loop. figure 12. focus servo block 58 - + 60 28 27 focus phase compensation 26 47 - + - + - + - + 3 3.6k 60k fzci fe2 470k dfcti 20k 48k fs4b 130k fgd fs3 46k 580k fs3 470k 40k fs2b flb frch 50k 10k 3.6k fs1 92k 40k fe- feo vc fscmpo 48 fdfct ps 4 3 x1 x2 x3 x4 0 0 0 1 1 0 1 1 6 fset x1 x2 x3 x4
rf amp & servo signal processor s1l9223b01 25 tracking servo block during detection of defect, the tracking error signal is output through the tracking servo loop after passing the low pass filter formed by connecting a capacitor (0.1 f) and a built-in 470k ? resistor to the tdfct pin (pin57) in case of tracking phase compensation. the value of tracking gain up/down can be controlled by tgu and tg2 pin. the peak frequency of tracking loop phase compensation, the dynamic range and offset of op amp can be adjusted by changing the value of resistor connected to fset pin same as focus loop. in case of unstable status of actuator after jumping, the on/off of tracking loop is controlled by tm7 switch of break circuit. after 10-track jumping, servo circuit gets out of the liner range and actuator's tracking becomes occasionally unstable. hence unnecessary jumping with many tracking error should be prevented. figure 13. tracking servo block - + 53 57 61 62 tracking phase compensation 49 50 te2 470k tdfct 680k tgu tg2 470k 20k 10k 110k 82k 680k 66pf 10k 90k fset te- tg1 tg1 tm1 tg2 tm7 tm3 tm4 dfcti 6 teo
s1l9223b01 rf amp & servo signal processor 26 sled servo block the moving of pick-up is controlled by tracking servo output through a low pass filter. the sled kick voltage is output for track jump operation. figure 14. sled servo block spindle servo block the 20k ? resistor and 0.33uf capacitor form the 200hz low pass filter, and the carrier component of spindle servo error signals is eliminated. in clv-s mode, smef becomes "l" and pin 25 low pass filter fc lowers, strengthening the filter further. the characteristics of high frequency phase compensation in focus tracking servo and the characteristics of cut off frequency in clv low pass filter are tested by fset pin. figure 15. spindle servo block - + 43 44 42 ps 4 3 x 1 x 2 x 3 x 4 0 0 0 1 1 0 1 1 slo sl- sl+ tm6 tm7 tm2 - + 24 46 45 23 25 - + 6 smon smdp 22k 22k 15k 20k 15k 220k 220k 220k 220k 50k 100k smef fset spdl- spdlo double speed
rf amp & servo signal processor s1l9223b01 27 digital block description digital block is transferred serial data by micom and 8-bit serial data is converted to parallel data by serial to parallel register. this data is decoded by latch signal. the status output of focus servo, tracking servo and sled servo system,etc. it is determined by each data. the auto-sequence function process 2 ? 4 micom command by one auto-sequence command. figure 16. cpu serial interface timing chart item symbol min typ max unit clock frequency fck ?? 1mhz clock pulse width fwck 500 ?? ns hold time tsu 500 ?? ns setup time tn 500 ?? ns delay time td 500 ?? ns latch pulse width twl 1000 ?? ns mdata mck twck twck tsu tsn d0 d1 d2 d3 d4 d5 d6 d7 mlt twl td
s1l9223b01 rf amp & servo signal processor 28 micom command set focus control ($0x) this command consists of 8 bits data and expressed by two hexa $0x. fs4, fs3, fs2, fs1: internal switch for focus control focus search operation (fs2,fs1) $02: fs2 switch become off and the value of servo output pin is as below. (10 a-5 a)*50k*(feedback resistor/50k) $03: if fs1 switch is 1, the current supply is cut off and the discharge is performed. the waveform is as below and the time constant is determined by internal resistor 50k and external cap. item hexa address data istat out d7 d6 d5 d4 d3 d2 d1 d0 focus control $0x0000 fs4 focus on fs3 gain down fs2 search on fs1 search up fzc tracking control $1x0001anti shockbrake on tg2 gain set tg1 gain set a.s tracking mode $2x0010 tracking mode sled mode tzc select $3x0011 ps4 focus search+2 ps3 focus search+2 ps2 sled kick+2 ps1 sled kick+1 stop auto sequence $4x0100 as3 as2 as1 as0 /busy r a m s e t blind/ overflow $5x0101 0.18ms 0.09ms 0.045ms 0.022ms hi-z break 0.36ms 0.18ms 0.09ms 0.045ms kick $6x0110 11.6ms 5.80ms 0.09ms 0.045ms 2n jump $7x0111 64 32 16 8 move (m) 128 64 32 16 auto adj. $8xx1000 offset, balance, gain, apc control ? speed $fx1111 $f0: normal speed $f3: double speed ? d7 d6 d5 d4 d3 d2 d1 d0 istat 0 0 0 0 fs4 fs3 fs2 fs1 fzc
rf amp & servo signal processor s1l9223b01 29 figure 17. waveform at pin 3 when fs1 is switched from 0 to 1 the waveform of servo output pin according to fs1 and fs2 switches is as below. figure 18. focus search waveform at pin 48 by $02 and $03 fs4 is switch for on/off control of focus servo loop $00: focus servo off $08: focus servo on tracking control ($1x) this command is used for tracking loop gain control, break circuit and anti-shock on/off control. tg2 and tg1 are internal switch for tracking gain set. tracking mode ($2x) this command is used for tracking and sled servo on/off and jump for searching track. d7 d6 d5 d4 d3 d2 d1 d0 istat 0001anti shock on/off break circuit on/off tg2 tg1 anti shock d7 d6 d5 d4 d3 d2 d1 d0 istat 0 0 1 0 tracking control sled control tzc 0v $00 02 03 02 03 02 03 00
s1l9223b01 rf amp & servo signal processor 30 peak value set ($3x) this command is used for the peak value setting of focus search and sled kick. d0, d1: sled kick d2, d3: focus search peak value auto sequencer command ($4x) this command is used for reducing control time and replacing several command by one auto- sequence command. auto sequencer mode is performed from the first falling edge of wdck clock after the falling of the latch pulse. auto sequencer does not carry out tracking gain up, brake, anti-shock and focus gain down. micom checks istat pin (/busy) and sends to $40 command to reset preceding auto sequencer status ram set ($5x ? $7x) the value of ram set is somewhat different to the actual count and the initial value is like below d3 d2 tracking mode d1 d0 sled mode 0 0 tracking servo off 0 0 sled servo off 0 1 servo on 0 1 servo on 1 0 forward jump 1 0 forward kick 1 1 reverse jump 1 1 reverse kick hexaas3as2as1as0remark cancel $40 0 0 0 0 reset auto focus $47 0 1 1 1 ? 1 track jump $48 $49 1 1 0 0 0 0 0 1 forward reverse 10 track jump $4a $4b 1 1 0 0 1 1 0 1 forward reverse 2n track jump $4c $4d 1 1 1 1 0 0 0 1 forward reverse m track move $4e $4f 1 1 1 1 1 1 0 1 forward reverse item initial value actual count value blind $55 set value +4 ? 5 wdck clock overflow, brake set value +3 wdck clock kick $67 set value +5 wdck clock 2n, m track jump $7e set value +3 wdck clock
rf amp & servo signal processor s1l9223b01 31 auto adjustment command this command is used for auto control of offset, balance, gain adjustment and reference voltage setting. this command is also in control of on/off and sub type of laser diode and test or set mode. tracking balance ($800 ? $81f) tracking gain ($820 ? $83f) tracking balance & gain window level setting note: the tracking balance and gain window level is set by d2,d3 data and the value has two kinds of window levels set tracking balance window level tracking gain window level focus loop offset adjustment start command ($841, $842) this command is used for adjusting focus error bias and removing focus servo offset. it is executed during laser diode off. item hexa data (5bits) initial value istat (pin31) trcnt (pin30) tracking balance $800 ? $81f d4 ? d0 $81f bal trcnt item hexa data 5bits) initial value istat (pin31) trcnt (pin30) tracking gain $820 ? $83f d4 ? d0 $820 gain tgl item hexa d3 d2 d1 d0 initial value window level setting $84x gain balance 0 0 $840 d2 data 0 1 tracking balance window level ? 10 to +15 mv ? 20 to +20 mv d3 data 0 1 tracking gain window level 250 to 400 mv 150 to 300 mv hexa command meaning $841 focus error bias adjustment start command $842 focus servo offset cancel adjustment start command
s1l9223b01 rf amp & servo signal processor 32 apc circuit operation and interruption on/off setting condition ($85x) this command is used for setting of laser diode on/off, sub type (p_sub or n_sub) of laser diode and interruption countermeasure circuit on/off. time setting for interruption countermeasure circuit on/off focus servo offset reset command and set mode command (86x) this command is used for set and release before focus servo loop offset adjustment and mode change. notes: 1. the set mode command is sent by micom right after tracking gain is tuned. 2. the istat pin is outputted the internal status of $00 ~ $7x command. direct command (dirc) and focus bias reset command ($87x) this command is used for direct 1 track jump on/off setting and focus bias adjustment set and release item hexa d3 d2 d1 d0 initial value apc & interruption on/off condition $85x ld on/off 0: on 1: off sub-type 0: n_sub 1: p_sub interruption on/off and time setting $858 d1 d0 meaning 0 0 countermeasure circuit on for all mirror signal 0 1 countermeasure circuit on up to 20khz mirror signal 1 0 countermeasure circuit off 1 1 countermeasure circuit on up to 10khz mirror signal item hexa d3 d2 d1 d0 set mode & focus servo offset reset command $86x 0: offset release 1: offset reset option(pin41 output) 0: defect 1: sstop 11 item hexa d3 d2 d1 d0 dirc & focus bias reset $87x 0: dirc on 1:dirc off 0: reset 1: reset release xx
rf amp & servo signal processor s1l9223b01 33 the example of adjustment free algorithm focus error bias & servo offset cancel adjustment figure 19. focus error bias & servo offset cancel adjustment flow chart focus_rf_offset adjustment [command:841] istat check l--> h finish [rf cnt value latch] focus_servo_offset adjustment [command:842] istat check l--> h finish [servo value latch] yes increment count no increment count no yes time max 100msec time max 100msec 5bit counter 17mv/bit tuning range: + 260mv 4bit counter 40mv/bit tuning range : + 280mv
s1l9223b01 rf amp & servo signal processor 34 tracking balance adjustment figure 20. tracking balance adjustment flow chart tracking gain adjustment figure 21. tracking gain adjustment flow chart balance adjustment range window setting + 20mv, + 15mv setting istat check l--> h finish [rf cnt value latch no $844 istat check l--> h micom balance 5bit adjustment command up yes no yes $800 ~ $81f gain adjustment range setting command istat check l--> h gain adjustment finish no 5-bit gain adjustment command yes $848 $820 ~ $83f toc read
rf amp & servo signal processor s1l9223b01 35 application circuit 47k 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 s1l9223b01 mcp dcb frsh dcc2 dcc1 fset vdda vccp gc2i gc2o ch2i ch2o ch1o ch1i gc1o gc1i rrc vssp mutei iset vreg wdck smdp smon smef flb fs3 fgd lock trcnt istat asy efm vssa mck mdata mlt reset mirror fok dvee febias tg2 tgu fdfct fe1 fe2 tdfct dvdd lpft te1 te2 tzc atsc teo te- feo fe- spdlo spdl- sl- slo sl+ sstop gnd ei eqc rfi eqo irf rfo rf- vcc vr ld pd e f pd2 pd1 + 152p 103p 333p 103p 510k + + + + + + vc gnd vcc vcc 1k 3.3uf a b c d e f vcc 100uf 22k 33uf 22k 4pf 472p 103p 1uf 4.7uf vcc vcc(post) 27k 4.7uf 150p 27k 331p 5.6k 5.6k 5.6k 5.6k 4.7uf 27k gnd (post) from micom 180k from dsp 8.2k 1m 333p 0.47uf 104p 104p from dsp to mocom to mocom 0.47uf 103p 100k to dsp from mocom to ka9258d 683p 103p 56k 47k 10uf 120k 391p 120k 100k to ka9258d to ka9258d to ka9258d 333p 1k 222p 100k 150k 103p 104p vcc 104p 222p 10k 10k 104p gnd from pick-up + to pick-up 102 + 33uf + 331p 150p 27k 152p 152p 5.6k 5.6k from dac ch1 from dac ch2 ch1 out ch2 out + 4.7uf from dsp(smdp) from dsp(smon) from dsp(smsd) + from dsp(smef) + 12k from mocom from mocom from mocom to mocom from deck 15k + 39k 0.47uf 102p 104p +
s1l9223b01 rf amp & servo signal processor 36 package dimension 80-qfp-1420c #80 20.00 + 0.20 23.90 + 0.30 14.00 + 0.20 17.90 + 0.30 #1 0.80 0.35 + 0.10 0.15 max (0.80) 0.15 + 0.10 - 0.05 0-8 0.10 max 0.80 + 0.20 0.05 min 2.65 + 0.10 3.00 max 0.80 + 0.20

▲Up To Search▲

Price & Availability of S1L9223B01-Q0R0

	To Download S1L9223B01-Q0R0 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .